

## GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

[Autonomous]

**Department of Computer Science and Engineering** 

### I M.Tech I SEMESTER I MID EXAMINATIONS

### **COMPUTER SYSTEM DESIGN (Subjective)**

**Max Marks: 15 Marks** 

(CO2)

(CO3)

Code: GR20D5099 Date: 18.03.2021						
Answer all the Questions. Each Question carries 5 Marks.						
1. a) Demonstrate Von- Neumann Architecture?	(CO1)					
OR						
b) Discuss IA-32 Instruction Format and Construdot product of two vectors?	ect IA-32 program for (CO1)					
2. a) Discuss about Control Sequence for execution of the instruction						
ADD (R3), R1	(CO2)					
OR						
b) Demonstrate Hardwired Control Unit Design?	(CO2)					



## GOKARAJU RANGARAJU INSTITUTE OF ENGINEERING AND TECHNOLOGY

[Autonomous]

## **Department of Computer Science and Engineering**

### I M.Tech I SEMESTER I MID EXAMINATIONS

### **COMPUTER SYSTEM DESIGN (Objective)**

<b>Duration: 15 Minutes</b>	Max Marks: 5 marks
Code: GR20D5099	Date: 18.03.2021

NAME:		ROLL NO									
1.Which of the fo	ollowing is Vo	olatile ?							[		]
a) ROM b) EPI	ROM c) DR	OM d) RAM									
2.1 Gigabyte(1GF	$(B) = b_2$	ytes							[		]
a) $2^{10}$ b) $2^{20}$	e) $2^{30}$ d) RAM	$M 2^{40}$									
3.Inaddressin	g mode, the ir	nstruction contains of	peran	d.					[		]
a) Immediate b) R	Register Indire	ct c) Direct d) Regi	ster d	irect							
4. In IA-32, Whic	h of the follow	wing is not shift oper	ation						[		]
a) SHL b)	SHR c	) SAR d) SO	OR								
5. The number of	general purpo	se registers In IA-32	are						[		]
a) 4 b) 8	c) 6	d) 10									
6register c	ontains the ad	ldress of instruction t	to be	execu	ıtec	1.			[		]
a) IR b)	MAR c)	MDR d) PC									
7. In Multiple bus	organization,	general purpose reg	isters	are c	com	bin	ed i	nto a	a si	ngle	e
block called as									[		]
		e c) register d				d) n	one				
		generated by progran							[		]
·	•	programmed control					one				
		e pipeline to stall is c							[		]
a) Exception	,	c) hazard	d	) ove	rflo	)W			_		_
10. Operand forw	-								[		]
a) Instruction	b) Data	c) Structural	d)	none							

3. a) Design Four Stage-Instruction Pipeline?

b) Discuss about Memory Hierarchy?

OR

**Duration: 75 Min** 

# **Course Objectives**: The Objectives of this course is

- 1. Understand the components of the computer and its working and also basic concepts of the number system.
- 2. Understand the concepts of Input-Output interface and its organization.
- 3. Understand the concepts of memory management, i.e cache, associative and virtual, auxiliary memory and its organization.
- 4. Understand different approaches to memory management.
- 5. Learn and understand the security aspects of a UNIX

### **Course Outcomes:**

At the end of the course, the student will be able to

- 1. Demonstrate IA-32 Pentium processor architecture and Computer I/O operations
- 2. Compare hardwired control and micro programmed control in the processing unit.
- 3. Illustrate the management of different type of memories in the computer system
- 4. Determine the reasons for deadlocks and understand the different types of IPC mechanisms.
- 5. Compare and analyze different file systems being used in different operating systems